Gaya APA

JERAYYA, A, A. et al (). Behavoral Synthesis and Component Reuse With VHDL . London: kluwer Academic Publishers.

Gaya MLA

JERAYYA, AHMED, A. et al. "Behavoral Synthesis and Component Reuse With VHDL". London: kluwer Academic Publishers, . Text.